Abstract-In this paper mathematical models of the HP Memristor for DC and periodic signal inputs are provided. The need for a rigid model for the Memristor using conventional current and voltage quantities is essential for the development of many promising Memristors' applications. Unlike the previous works, which focuses on the sinusoidal input waveform, we derived rules for any periodic signals in general in terms of voltage and current. Square and triangle waveforms are studied explicitly, extending the formulas for any general square wave. The limiting conditions for saturation are also provided in case of either DC or periodic signals. The derived equations are compared to the SPICE model of the Memristor showing a perfect match.
I. INTRODUCTION
Memristor (M ) is believed to be the fourth fundamental two terminals passive element, beside the Resistor (R), the Capacitor (C) and the Inductor (L). The existence of such element was postulated by Leon Chua in 1971 [1] , but without finding its passive realization. In 1978 Chua and Kang extends the idea to memristive devices and systems [2] . The real Memristor was not found until 2008, when a team in HewlettPackard labs had built the first electronic passive Memristor [3] . This Memristor is based on partially doped T i O 2 as shown in Fig 1, where w ∈ (0, D).
Since its realization many applications are proposed for the Memristor, memory [4] , biology [5] , and spintronic [6] . Recently the Memristor response for a sinusoidal input was modeled using a linearized model of the pinched i-v hysteresis as in [7] or qualitatively as in [8] , [9] .
In this paper we provide a mathematical model for the DC input and symmetric periodic signals inputs. Unlike [7] , [8] , [9] works, which focuses on the sinusoidal input wave form, we derived rules for any periodic signals in general in terms of voltage and current. Square and triangle wave forms are studied explicitly. An extended rules for for any general square wave are also provided. The limiting conditions for saturation in case of either DC or periodic signals are also introduced. We compare our derived equations with the SPICE model of the Memristor [10] showing a perfect match.
II. HP MEMRISTOR
There are four fundamental circuit variables, the current i, the voltage v, the charge q and the flux φ. Chua [1] that only five of the six possible combinations are used, so he defines the missing combination to be the memristive one,
where R is the instantaneous resistance and w is the state variable of the Memristor. The HP Memristor [3] was built on drifting the dopant between doped and undoped potion of the material, which models the memristive property. As shown in Fig.(1) w is modeled by the length of the doped region, which is bounded between 0 and device length D. The instantaneous resistance of the Memristor is written as [3] ,
where x = w/D, R on is the resistance of the completely doped Memristor, and R of f is for the completely undoped.
The Memristor resistance as a function of time is drived in [8] , [9] . We can generalize the resistance for linear dopant drift as,
where φ (t) = t 0 v (τ ) dτ is the flux at time t, R d = R of f − R on which is the difference between the boundary resistances, and R o = R (x o ) is the initial resistance at t = 0. Fig. 1 shows the Memristor's response for sinusoid input voltage, using Eq.(3). The figure shows the Memristor's current versus both of time and voltage, and the Memristor's resistance versus voltage.
III. MODEL FOR THE DC VOLTAGE
For a Memristor with a DC input, the dopant boundary will move in one direction towards 0 or D limits, depending on the sign of the input voltage. After w reaches one of its two limits, the Memristor will act as a constant resistance tends to R on or R of f . By evaluating the flux (φ) in Eq. (3), the resistance as a function of time can be calculated as,
where V DC is the value of the DC voltage. The time required for resistance saturation t sat , in which R reaches either R on or R of f can be calculated using Eq. (4), such that ,
where the saturation direction depends on the sign of V DC . The maximum required saturation time regardless the initial value of the Memristor resistance is given by,
which can be approximated as
as observed before by HP experiments in [3] . The initial resistance for symmetric saturation times, t sat = 0.5 (t sat ) max , in case of equal magnitude positive and negative voltage is given by,
which is greater than the average value (R on + R of f ) /2, and the difference increases as R d increases. Fig. 3 shows the SPICE simulations results for two different p, which models the effect of nonlinear dopant drift [10] , and the calculated saturation time. The calculated saturation time is identical with SPICE simulation at p = 100 which matches the linear dopant case. Also comparing with the nonlinear output, at p = 10, shows a neglected error.
IV. GENERAL MODEL FOR PERIODIC SIGNALS
For any periodic signal with zero area under the curve and starting with zero voltage, the Memristor's resistance reaches its maximum or minimum value, at t = (n + α) T , where n = 0, 1, 2, ..., such that,
where A α is the area of the first half cycle [0, αT ]. The nature of this value either maximum (R max ) or minimum (R min ) depending on the sign of A α . Again, at t = {0, T, 2T, ...} the resistance returns to its initial value, such that, R = R o , since the total net-area at these instances equals to zero.
Unsaturated resistance limiting net-areas (flux)
Both of the resistance range and the rotation of the pinched i-v hysteresis are affected with the area by the voltage curve (flux). Generally, the boundaries for non-saturating resistance can be calculated by substituting R M with R of f and R on in Eq. (8) , such that,
A on = 1 2k where A of f and A on are the limiting first half cycles area for just reaching saturation at R of f and R on respectively. The difference between these boundaries is given by,
which is independent of R o . This value considered as the minimax required half cycle area by the Memristor's resistance to reach saturation, either R of f or R on , when R o equals to R on or R of f respectively. Fig. 4 shows the interval range of the resistance, which is limited by A of f and A on
V. SQUARE WAVEFORMS A. Non-zero net-area waveform
In general for any non-zero net-area square wave the resistance with increase or decrease gradually, with or without oscillation , until completely saturated at either R of f or R on .The direction of saturation depends on the sign of total area under the curve and the grade of the change depends on the total area magnitude. For zero net-area signal resistance will continually oscillates returning to R o at the end of each cycle.
The value of the resistance at start of each cycle, t = nT where n = 0, 1, 2, ..., is given by,
where
and f is the frequency. Where [V o1 α + V o2 (1 − α)] denotes to is total total area under the curve, α is the duty cycle , and V o1 and V o2 are the amplitude voltage at the first and second parts of the cycle respectively The Memristor's resistance reaches its maximum or minimum value, at t = (n + α) T , where n = 0, 1, 2, ..., as,
where R i (n) ∈ (R on , R of f ). Fig. 5 shows a perfect matching between the calculated R i and R M for a non-zero net-area waveform and the SPICE simulation. This figure also illustrates the effect of the non-zero net-area on the Memristor's resistance steady state, when the duty cycle increases from 50% up to 52%.
B. Zero net-area waveform
Square wave will have a zero net-area under the curve if,
in this case, the resistance with respect to time can be derived from Eq. (3), such that,
where R ∈ (R on , R of f ), V o is amplitude voltage and T is the period time. Part (a) of the equation is applied in the first half cycle and part (b) in the second one. Due to symmetry the calculated values for resistance are repeated every cycle. By substituting Eq. (14) in Eq. (13), the maximum or minimum resistance, reached at t = (n + α) T where n = 0, 1, 2, ..., is derived by, Fig. 6 shows the Memristor's current and resistance versus both time and voltage for symmetric zero net-area input waveform. While Fig. 7(a) shows the matching between the calculated resistance versus the SPICE simulated one, in case of saturating resistance at R of f , since the first half cycle area A α is greater than A of f as given in Eq. (9).
VI. TRIANGLE WAVEFORMS
For symmetric zero-net area triangle waveform input voltage the resistance with respect to time can be derived from Eq. (3),
where R ∈ (R on , R of f ) and T is the period time. Part (a) of the equation is applied in the first quarter cycle, part (b) in the second and third quarters and part (c) for the fourth quarter. Due to symmetry the calculated values for resistance are repeated every cycle. Fig. 7(b) shows the matching between the calculated and SPICE simulated resistance versus time, in case of saturating resistance at R of f , since the first half cycle area A α is greater than A of f as given in Eq. (9). Using Eq. (8) the maximum or the minimum resistance of the Memristor, at t = (n + 1/2) T where n = 0, 1, 2, ..., is,
where V o is the amplitude voltage of the input signal. Fig. 8 shows the matching between the calculated and SPICE results for zero net-area input waveform. 
